

# International Technology Roadmap for Semiconductors



## 2008 ITRS ORTC

[7/14-16 ITRS Meetings San Francisco]

**A.Allan, Rev 1 (for 7/16 Public Conference Prep)**



# Agenda

- Moore's Law and More
- Technology Pacing Trends Update
  - Physical and Printed GL Focus
- Summary
  
- Backup
  - Function Size, Moore's Law on Track
  - Design On-Chip Frequency
  - SICAS Technology, Wafer Generation Demand Update
  - Definitions



# 2008 ITRS Executive Summary Fig 5

[updated for 2007]

[2008 –

## Moore's Law & More

Update Definitions]

Traditional  
ORTC Models

Functional Diversification (More than Moore)


Facilitator:  
Mart Graef

- Analog/RF
- HV Power
- Passives
- Sensors Actuators
- Biochips

Scaling (More Moore)

[Geometrical & Equivalent scaling]  
Baseline CMOS: CPU, Memory, Logic

130nm  
90nm  
65nm  
45nm  
32nm  
22nm  
...  
V



Beyond CMOS

Facilitator:  
Jim Hutchby

SIP "White Paper"  
A&P TWG  
Chair: Bill Bottoms  
[www.itrs.net/  
papers.html](http://www.itrs.net/papers.html)



Work in Progress – Do Not Publish

# 2007 ITRS “Moore’s Law and More” Alternative Definition Graphic

*Baseline  
CMOS*

*Memory*

*RF*

*HV  
Power*

*Passives*

*Sensors,  
Actuators*

*Bio-chips,  
Fluidics*

*“More Moore”*

*“More than Moore”*

Computing &  
Data Storage

Sense, interact,  
Empower

***Heterogeneous Integration***

*System on Chip (SOC) and System In Package (SIP)*



Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC) <sup>4</sup>

**Work in Progress – Do Not Publish**

ITRS 2008 Update Preparation – July, San Francisco, USA

# 2008 ITRS “Beyond CMOS”

*Baseline CMOS*   *Ultimately Scaled CMOS*   *Functionally Enhanced CMOS*

*Nanowire Electronics*   *Ferromagnetic Logic Devices*   *Spin Logic Devices*

32nm   22nm   16nm   11nm   8nm

**Multiple gate MOSFETs**

**Channel Replacement Materials**

**Low Dimensional Materials Channels**

*“More Moore”*

**New State Variable**

**New Devices**

**New Data Representation**

**New Data Processing**

**Algorithms**

*“Beyond CMOS”*

**Computing and Data Storage Beyond CMOS**


*Source: Emerging Research Device Working Group*



**Work in Progress – Do Not Publish**

# 2007 - PIDS/FEP - Simplified Transistor Roadmap

[Examples of "Equivalent Scaling" from ITRS PIDS/FEP TWGs] – Update in 2009



[ ITRS DRAM/MPU Timing: 2007[7.5]

2010

2013



2016 ]



Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC)

# 2007 Definition of the Half Pitch – 2008 unchanged

[No single-product “node” designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]




Source: 2005 ITRS - Exec. Summary Fig 2

Fig 3

2008 - Unchanged

# Production Ramp-up Model and Technology **Cycle Timing**



Source: 2005 ITRS - Exec. Summary Fig 3




Work in Progress – Do Not Publish

ITRS 2008 Update Preparation – July, San Francisco, USA




# 2007 ITRS Product Technology Trends - Half-Pitch, Gate-Length

[WAS]



**Work in Progress – Do Not Publish**

# 2008 ITRS Update - Technology Trends vs Actuals and Survey



- ◆ Jeff Butterbaugh/FEP  
GLphys Actuals  
(leading):
- ◆ Kwok Ng/PIDS  
GLphys Survey  
(leading):
- × Glpr(nm) MPU (ITRS  
05-07) **2008 Update**
- × Glph(nm) MPU (ITRS  
05-07) **2008 Update**
- M1 Half Pitch(nm)  
MPU (ITRS 05-07)  
**[also DRAM M1 in  
2008 Update]**
- M1 Half Pitch(nm)  
DRAM (ITRS 05-07)
- △ Poly Half Pitch(nm)  
Flash (ITRS 07)  
**[Litho Driver after  
2007]**
- GLph Proposal 2008  
Update

- GLphysical 2008 Update IS: 3.8yr cycle after 2007; enabled by "Equiv. Scaling"
- FEP and PIDS have proposed shifted/interpolated tables; full model redo in '09
- GLprinted parallel to MPU/DRAM M1 Half-Pitch; shrinking etch ratio to GLphy

**Work in Progress – Do Not Publish**



# ORTC Summary – 2008 Update Status

## ✓ Flash Model un-contacted poly half-pitch trend

- **Unchanged** 2-year cycle\* through 2008/45nm, then 3-year cycle\* (2014/22.5; 2020/11.25); ;
- **Unchanged:** Cell Design Factor; Array Efficiency; Bits/Chip
- PIDS Flash Survey Team to report status of survey data update and proposals in July meetings.

## ✓ DRAM Model stagger-contacted **M1 half-pitch updated to the MPU 2.5-year cycle\* through 2010/45nm [affects 2007, 2008, 2009], then**

- **Unchanged** 3-year cycle\* beginning 2010/45nm (2016/22.5; 2022/11.25);
- **Unchanged:** Cell Design Factor; Array Efficiency; Bits/Chip

## ✓ DRAM function size, function density, and chip size models have been updated to latest Product 2.5-year cycle scaling rate;

- **Only 2007-2009 years affected** in 2008 Table Update.
- **Unchanged 2010-2022**

## ✓ MPU Model M1 stagger-contact half-pitch **unchanged** from 2007

- 2.5-year cycle\* through 2010/45nm, then 3-year cycle\* (2016/22.5; 2022/11.25).

### • MPU/ASIC Printed Gate Length Updated

- 1.6818 Etch Ratio in 2007;
- Then variable Gpr/Gphy Etch Ratio (parallel to DRAM/MPU M1 Contacted Half Pitch) '07-'22.

### • MPU/ASIC High-Performance Physical Gate Length

- 3.8-year cycle\* beginning 2007 Performance and Power needs manage.
- FEP and Litho TWGs have agreed on new annual variable GLprinted/GLphysical ratio targets
- Slower On-Chip Frequency trend (**8% trend**) was set by Design TWG in 2007 ITRS ORTC) - **need updated transistor and design model alignment by PIDS, FEP, and Design – 2009 Renewal.**
- **New drivers will be Ion/Width, CV/I** – possibly add to ORTC - **2009 Renewal ORTC** line items.

\* ITRS Cycle definition = time to .5x linear scaling every two cycle periods]



# ORTC Summary – 2008 Update Status (cont.)

- **MPU/ASIC Low Operating Power Printed Gate Length**
  - **TBD**
- **MPU/ASIC Low Standby Power Physical Gate Length [add to ORTC 1a,b]**
  - **No Change 2007, 2008; two-year delay 2009-2011 from High Performance; one-year delay in 2012; and no delay 2013-2022.**
- **New 2008 “Moore’s Law and More” Working Groups and Definitions Work :**
  - **“More Moore”** (“Moore’s Law;” typically digital computing) Functional and Performance scaling is enabled by both “Geometrical” and also “Equivalent” scaling technologies; **Design “Equivalent Scaling” to be added in 2008**
  - **More than Moore “Functional diversification” text will be impacted** (typically non-digital sensing, interacting) system board-level migration/miniaturization is enabled by system-in-package and system-on-chip
  - **“Beyond CMOS” definition will be added, focused on the Computing and Storage Logic Switch transition and consensus options at “Ultimately Scaled CMOS”**
- The average of the industry product **“Moore’s Law”** (2x functions/chip per 2 years) **rate forecast to continue** throughout the latest 2007-2022 ITRS timeframe
- **Total MOS Capacity** (SICAS) **growing at >16% CAGR (SICAS); new “<80nm” data split out; and 300mm Capacity Demand has ramped to over 40% of Total MOS**
- Industry **Technology Capacity Demand** (SICAS) – 1Q08 published status] **continues on a on 2-year cycle\* rate** at the leading edge.

\* ITRS Cycle definition = time to .5x linear scaling every two cycle periods]



# Backup


- Function Size; Moore's Law on track
- Design Frequency (2007)
- SICAS Update (1Q08 data)
- Definitions



# Figure 9[07] ITRS Product Function Size

## 2007 ITRS Product Function Size Trends - Cell Size, Logic Gate(4t) Size

**2008 Update:**  
[NO CHANGE to MPU and Flash;  
Small change '07-'09 to DRAM]




2007 - 2022 ITRS Range  
Work in Progress - Do Not Publish

# Figure 10 ITRS Product Functions per Chip

## 2007 ITRS Product Technology Trends - Functions per Chip


[Unchanged for 2008]



Past ← → Future

Work in Progress – Do Not Publish

# New Design TWG 2007 ITRS Frequency Historical Data vs 2005 ITRS And Proposed\* Trend Ave ~8% CAGR




\* Source: Various, per ITRS Design TWG ca August 2007



Work in Progress – Do Not Publish



# Performance and Power Management Enabled by "Equivalent Scaling"




Work in Progress – Do Not Publish

# 2007 "Fig 4" Technology Cycle Timing Compared to Actual Wafer Production Technology Capacity Distribution

ITRS  
Technology  
Cycle

[Updated  
Through  
2Q07]



- >0.7 $\mu\text{m}$   
720nm
- 0.7-0.4 $\mu\text{m}$   
510nm
- 0.4-0.3 $\mu\text{m}$   
360nm
- 0.3-0.2 $\mu\text{m}$   
255nm
- 0.2-0.16 $\mu\text{m}$   
180nm
- 0.16-0.12 $\mu\text{m}$   
127nm
- <0.12 $\mu\text{m}$   
90nm


Note: Includes <80nm split-out (ITRS 65nm) to be added in the 2008 ITRS Update

Note: The wafer production capacity data are plotted from the Semiconductor Industry Association (SIA) Semiconductor Industry Capacity Statistics (SICAS) 4Q data for each year, except 2Q data for 2007. The width of each of the production capacity bar corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized.

\*\* Source: The data for the graphical analysis were supplied by the Semiconductor Industry Association (SIA) from their Semiconductor Industry Capacity Statistics (SICAS). The SICAS data is collected from worldwide semiconductor manufacturers (estimated >90% of Total MOS Capacity) and published by the Semiconductor Industry Association (SIA), as of August, 2007. The detailed data are available to the public online at the SIA website, [http://www.sia-online.org/pre\\_stat.cfm](http://www.sia-online.org/pre_stat.cfm).


## MOS Capacity by Dimensions

WSpW x1000



# SICAS 1Q08 Update ([www.sia-online.org](http://www.sia-online.org))

## MOS Capacity by Wafer-size



# 2007 ITRS Definitions: “More Moore” and “More than Moore”

## 1. Scaling (“More Moore”)

- a. **Geometrical (constant field) Scaling** refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.
- b. **Equivalent Scaling** which occurs in conjunction with, and also enables, continued Geometrical Scaling, refers to 3-dimensional device structure (“Design Factor”) Improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.

## 2. Functional Diversification (“More than Moore”)

**Functional Diversification** refers to the incorporation into devices of functionalities that do not necessarily scale according to "Moore's Law," but provide additional value to the end customer in different ways. The "More-than-Moore" approach typically allows for the non-digital functionalities (e.g. RF communication, power control, passive components, sensors, actuators) **to migrate from the system board-level** into a particular package-level (SiP) or chip-level (SoC) potential solution.



# ORTC Summary – 2008 Update Status

Design TWG Proposed “More Moore” and “MtM” Text, 3 Apr 2008 Plenary v2a [discussion leader – Andrew Kahng] – Proposal accepted at Koenigswinter.

## • 1 = More Moore

- 1a = geometric scaling
- 1b = equivalent scaling
- **1c = Design equivalent scaling**
- NEED: quantifiable, specific Design Technologies that deal with More Moore
- “Design equivalent scaling occurs in conjunction with Equivalent Scaling and continued Geometric Scaling, and refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.”
- “Examples (not exhaustive) are: Design for variability; low power design (sleep modes, hibernation, clock gating, multi-VDD, ...); and homogeneous and heterogeneous multicore SOC architectures.”
- Request: Please remove “b) Multi-core MPU architecture” from 2 (MTM Functional Diversification)

## • 2 = More than Moore

- NEED: Design technologies to enable functional diversification
- “Design technologies enable new functionality that takes advantage of More than Moore technologies.”
- “Examples (not exhaustive) are: Heterogeneous system partitioning and simulation; software; analog and mixed signal design technologies for sensors and actuators; and new methods and tools for co-design and co-simulation of SIP, MEMS, and biotechnology.”



## “Beyond CMOS” Definition

“**Beyond CMOS**” refers to emerging research devices, focused on a “new switch\*” used to process information, typically exploiting a new state variable to provide functional scaling substantially beyond that attainable by ultimately scaled CMOS. Substantial scaling beyond CMOS is defined in terms of functional density, increased performance, dramatically reduced power, etc.

**\*The “New Switch” refers to an “information processing element or technology”, which is associated with compatible storage or memory and interconnect functions.**

**Examples of Beyond CMOS include: carbon-based nano-electronics, spin-based devices, ferromagnetic logic, atomic switch, NEMS switches, etc.**

